



ADVANCED.HDI: PCB-DESIGN FOR A SMARTWATCH - WITH SPECIAL GUEST LUKAS HENKEL (OV TECH GMBH)

WURTH ELEKTRONIK MORE THAN YOU EXPECT

AGENDA

PCB Design for a Smartwatch – with Special Guest Lukas Henkel (OV Tech GmbH)

- 1. Introduction to the ADVANCED.hdi Technology
 - Basics
 - Manufacturing Process
- 2. PCB Design for a Smartwatch Lukas Henkel
- 3. ADVANCED.hdi Design Rules
- 4. Reference Project
- 5. Physical PCB Samples

Advanced.hdi Team


- helene.stroebel@we-online.de
- michael.kress@we-online.de




HDI NEXT GENERATION: ADVANCED.HDI

Overview ADVANCED.hdi

- Anylayer microvia technology
- Very thin materials (ANSI GPY/42) → ultra-thin constuction
- Laser-drilled microvias Ø 70 μm in pad Ø 200 μm
- Very thin copper layers on each layer
- Ideal for routing very fine BGA components
- 75 μm standard structures, optional 50 μm
- Options
 - Impedance-matched design
 - Stiffener
 - Carrier for soldering



ADVANCED.hdi (1-2b-1)-Ri Option: Solder carrier



Source: OV Tech GmbH

ADVANCED.HDI

Manufacturing Processes AnyLayer Microvia Technology ADVANCED.hdi 1-2b-1

- Inner layer production core with laser-drilled microvias L2 L3 + copper filling
- Inner layer etching up to max. 25 µm copper thickness


L2	25		
	50	GPY/42-core	
L3	25		

- Lamination into 4-layer multilayer
- Laser drilling of microvias Top L2 and Bottom L3 with subsequent copper filling
- Etching outer layers up to max. 35 μm copper thickness (nominal 25 μm)
- Outer layer production with solder mask and final surface finish

				<u> </u>
		20	Soldermask photosensitive	
L1		25	9µm copper foil + plating	Top-Layer
		35	GPY/42-prepreg	
L2		25		
		50	GPY/42-core	
L3		25		
		35	GPY/42-prepreg	
L4		25	9µm copper foil + plating	Bottom-Layer
		20	Soldermask photosensitive	
	1	1		

ADVANCED.HDI

Standard Stackups



Materials

- Core materials:
 - 0.05 mm, copper foil 12 μm
 - 0.10 mm, copper foil 12 μm
- Prepreg:
 - 0.04mm
- Copper foil:
 - 9µm
- End thickness acc. to # layers

Layer count	Final thickness
4 layers 1-2b-1	0.25 mm
6 layers 2-2b-2	0.36 mm
8 layers 3-2b-3	0.47 mm
10 layers 4-2b-4	0.58 mm



APPLICATIONS









Objective

Create the first modular and community centric

consumer Smart Watch

How?

Publish Hardware and Firmware sources. Hardware designed for right to repair.

- build an open and high-trust ecosystem
- modular and customizable
- custom code/hardware friendly
- community centric







- Public -

Modular

Modularity for repairability and upgradability

Display Module

Touch AMOLED Rounded Coverglass

Compute Module

Machined Aluminum Frame Digital Crown USB-C

Sensor Module

Smooth Glass and Plastic Skin Contact area







Hardware

Sensor Module

- Heart rate sensor
- **Blood oxygen** sensor
- Pressure sensor
- Haptic feedback
- Microphone
- QI charging
- Speaker



Compute Module



• Dual Core A35 SoC @0.8GHz

- 2GB LPDDR4x
- 16GB eMMC Storage
- Digital Crown
- User button
- Compass

Display Module



Side View

USB-C



MADE IN GERMANY

Modules – PCB Technologies

2-Layer FPC


- 0.35mm connectors
- 01005 passives



6-Layer ELIC

- 0.4mm WLCSP
- 01005 passives










Modules – PCB Technologies




10-Layer ELIC




OV Tech GmbH - Smartwatch

Modules – PCB Technologies







SiP Design – Manufacturing Technologies





Space benefits – ADVANCED.hdi





Staggered VIAs:


Require much space on inner layers

-> Not possible on full matrix 0.4mm BGAs





Thermal benefits – ADVANCED.hdi



Heat source Heat sink

Stacked VIAs: Low thermal resistance

Staggered VIAs: High thermal resistance along Z-axis






VIA reliability

IPC-2226, section 9.1.2:

"Stacking of two microvias is generally acceptable. Stacking more than two microvias should be substantiated by reliability testing."

Stress concentration at VIA barrel edges






VIA reliability – ADVANCED.hdi

Stackup - HDI10_4-(2b)-4_058_25

Low CTE -> low thermal expansion

comparison FR4 13-18 ppm/°C




GPY/42 characteristics

Characteristics						
Item	Condition ³	Unit	Actual Value ANSI: GPY/42	Reference (IPC-TM-650)		
Tα	TMA method	Α	°C	260-280	2.4.24	
Tg	DMA method	А		300-330		
CTE ¹	X (30-120 °C)		ppm/°C	4,0-6,0		
CIE	Y (30-120°C)	А		4,0-6,0		
Solder Heat Resistance (260 °C)	А	sec.	>=300			
T260 (without cuopper)			min.	>=60		
T288 (without copper)		А		>=60	2.4.24.1	
Decomposition Temperature (TG	A methode, 5% Weight Loss)	A	°C	430-450	2.3.40	
Heat Resistance for HDI Proces	Semi-Additive)	260°C Reflow	cycles	>=20		
Copper Peel Strength	12 μm		kN/m	0,7-0,9		
copper reer strength	18 µm	А		0,8-1,0	2.4.8	
Surface Roughness (Ra)		А	μm	2-3	2.2.17	
Flexural Modulus (Lengthwise) ⁴		А	Gpa	30-32		
Dielectric Constant	10 GHz ²	А		4.2-4.4		
Dissipation Factor	10 GHz ²	А		0,006-0,008		
Volume Resistivity	C-96/40/90	Ω*cm	1x10 ¹⁴ - 1x10 ¹⁶			
Survace Resistance	C-96/40/90	Ω	1x10 ¹³ -1x10 ¹⁵	2.5.17		
Insulation Resistance	А	Ω	1x10 ¹⁴ -1x10 ¹⁶			
insulation resistance	D-2/100		1x10 ¹² -1x10 ¹⁴			


Low CTE + thin film thickness allows reliable VIA stacking



Asymmetric stackup – ADVANCED.hdi




Power planes on L2/L3
-> Reduced inductance from capacitors on TOP layer to SoC



Signal layers on L7/L3
-> Copper fillfactor is asymmetric, risk of bow and twist!



Calculate bow and twist – ADVANCED.hdi




Generate density map from layout data to reduce mesh size






Calculate bow and twist – ADVANCED.hdi



Normalized density representation





Simulation shows 28um displacement magnitude





Component embedding – ADVANCED.hdi






Next miniaturization step: embedded inductors





Component embedding – ADVANCED.hdi

OV Tech GmbH - Smartwatch



Power Module Layerstack





MCAD & ECAD Desing Walkthrough

- Public -







OV Tech GmbH - Smartwatch



Contact



Office address

OV Tech GmbH Weichselgarten 9 91058 Erlangen Germany



Registered address

OV Tech GmbH Am Goldberg 12 91341 Röttenbach Germany

Lukas Henkel – CEO

Lukas is an experienced hardware designer with 10+ years experience in the industry. He has worked on and successfully brough to market complex board designs. His background as head of engineering has gained him valuable insights into marketing and communication strategies with international costumers.



lukas.henkel@open-visions.com



+49 176 30760683



lukas-henkel-OVT

Markus Henkel – CFO

Markus holds a degree in business administration and has in-depth expertise in the field of corporate finance with a focus on real estate.

He started his career as a trainee in the banking sector in 2010 to 2014. Until 2017, he was responsible for the areas of financing, controlling and taxes at a medium-sized online retailer. Since 2017, he is responsible for corporate finance and project finance with a mezzanine and equity financier for real estate projects.



markus.henkel@open-visions.com



+49 176 29267924






ADVANCED.HDI DESIGN RULES

Download here: https://www.we-online.com/designrulesadvancedhdi-en


Stackup ADVANCED.hdi (1-2b-1)-Ri

Microvias only



Symbol	Desicription	Technical Standard	Advanced requirements	
	Line width and spacing → microvias only	75 μm / 75 μm	50 μm / 50 μm	
Α	Minimum pad diameter for microvia	225 µm	200 μm	
В	Finished hole diameter of lasered microvia, typical	85 µm	70 µm	
	For all Pad-connections Teardrops are recommended!			
-	Distance copper to outline	≥ 300 µm	≥ 225 µm	
-	Number of copper layers in total	4 to 10		
С	Thickness of core (ANSI GPY/42, halogenfree, filled)	50 µm	100 µm	
-	Thickness of cold-bonded stiffener made of FR-4.0 material	0.8 mm	1.00 mm – 1.55 mm	
	Thickness of cold-bonded solder carrier made of FR-4.0	0.8 mm	0.8 mm	
-	Thickness of glue for stiffener or solder carrier	50 μm		
W	Minimum bridge width photosensitive solder mask	70 µm	50 μm	
Cl	Minimum clearance of copper pad with solder mask, circumferential	40 µm	35 µm	

BGA 0.30 mm pitch




REFERENCE PROJECT

NFC- SMART RING

SLIM.hdi 1-2b-1 BASED ON FR-4.1

- Small & compact housing
- Layout Design 75 μm / 75 μm
- Laser-drilled microvias through all layers (ELIC)
- BGA-footprint pitch 0.35 mm







Source: Infineon Technologies



PHYSICAL PCB SAMPLE

ADVANCED.hdi

Base material

- ANSI GPY/42 for interposers and modules
- Low coefficient of thermal expansion: CTE 6 ppm/K
- High glass transition temperature: Tg ≥ 260 °C
- Decompasition temperature: ≥ 430 °C
- Significantly reduced tendency for warping and twisting
- Cycle-resistant







PHYSICAL PCB SAMPLES – FEEL THE TECHNOLOGIES!

<u>https://www.we-online.com/physical-pcb-samples</u> - Place your order here!

